6F2 3-Transistor DRAM gain cell

ABSTRACT

A high density vertical three transistor memory cell is provided. The high density vertical three transistor memory cell is formed in a vertical pillar. The vertical pillar includes a first vertical transfer device having a source region, a drain region, and a body region therebetween on a first side of the vertical pillar. The vertical pillar also includes a second vertical transfer device having a source region, a drain region, and a body region therebetween on a second side of the vertical pillar. A write data wordline opposes the first vertical transfer device. A read data wordline opposes the second vertical transfer device. A storage capacitor is coupled to the drain region of the first vertical transfer device. The storage capacitor further serves as a gate for a third transistor.

This application is a Continuation of U.S. application Ser. No. 10/292,080 filed on Nov. 12, 2002 which is incorporated herein by reference.

FIELD OF THE INVENTION

The present invention relates generally to integrated circuits, and in particular to a high density vertical three transistor gain cell for DRAM operation.

BACKGROUND OF THE INVENTION

An essential semiconductor device is semiconductor memory, such as a random access memory (RAM) device. A RAM device allows the user to execute both read and write operations on its memory cells. Typical examples of RAM devices include dynamic random access memory (DRAM) and static random access memory (SRAM).

DRAM is a specific category of RAM containing an array of individual memory cells, where each cell includes a capacitor for holding a charge and a transistor for accessing the charge held in the capacitor. The transistor is often referred to as the access transistor or the transfer device of the DRAM cell.

FIG. 1 illustrates a portion of a DRAM memory circuit containing two neighboring DRAM cells 100. Each cell 100 contains a storage capacitor 140 and an access field effect transistor or transfer device 120. For each cell, one side of the storage capacitor 140 is connected to a reference voltage (illustrated as a ground potential for convenience purposes). The other side of the storage capacitor 140 is connected to the drain of the transfer device 120. The gate of the transfer device 120 is connected to a signal known in the art as a word line 180. The source of the transfer device 120 is connected to a signal known in the art as a bit line 160 (also known in the art as a digit line). With the memory cell 100 components connected in this manner, it is apparent that the word line 180 controls access to the storage capacitor 140 by allowing or preventing the signal (representing a logic “0” or a logic “1”) carried on the bit line 160 to be written to or read from the storage capacitor 140. Thus, each cell 100 contains one bit of data (i.e., a logic “0” or logic “1”).

In FIG. 2 a DRAM circuit 240 is illustrated. The DRAM 240 contains a memory array 242, row and column decoders 244, 248 and a sense amplifier circuit 246. The memory array 242 consists of a plurality of memory cells 200 (constructed as illustrated in FIG. 1) whose word lines 280 and bit lines 260 are commonly arranged into rows and columns, respectively. The bit lines 260 of the memory array 242 are connected to the sense amplifier circuit 246, while its word lines 280 are connected to the row decoder 244. Address and control signals are input on address/control lines 261 into the DRAM 240 and connected to the column decoder 248, sense amplifier circuit 246 and row decoder 244 and are used to gain read and write access, among other things, to the memory array 242.

The column decoder 248 is connected to the sense amplifier circuit 246 via control and column select signals on column select lines 262. The sense amplifier circuit 246 receives input data destined for the memory array 242 and outputs data read from the memory array 242 over input/output (I/O) data lines 263. Data is read from the cells of the memory array 242 by activating a word line 280 (via the row decoder 244), which couples all of the memory cells corresponding to that word line to respective bit lines 260, which define the columns of the array. One or more bit lines 260 are also activated. When a particular word line 280 and bit lines 260 are activated, the sense amplifier circuit 246 connected to a bit line column detects and amplifies the data bit transferred from the storage capacitor of the memory cell to its bit line 260 by measuring the potential difference between the activated bit line 260 and a reference line which may be an inactive bit line. The operation of DRAM sense amplifiers is described, for example, in U.S. Pat. Nos. 5,627,785; 5,280,205; and 5,042,011, all assigned to Micron Technology Inc., and incorporated by reference herein.

The memory cells of dynamic random access memories (DRAMs) are comprised of two main components, a field-effect transistor (FET) and a capacitor which functions as a storage element. The need to increase the storage capability of semiconductor memory devices has led to the development of very large scale integrated (VLSI) cells which provides a substantial increase in component density. As component density has increased, cell capacitance has had to be decreased because of the need to maintain isolation between adjacent devices in the memory array. However, reduction in memory cell capacitance reduces the electrical signal output from the memory cells, making detection of the memory cell output signal more difficult. Thus, as the density of DRAM devices increases, it becomes more and more difficult to obtain reasonable storage capacity.

The majority of DRAM's currently use either stacked capacitor or trench capacitor cells. (See generally, J. Rabaey, Digital Integrated Circuits, Prentice Hall, 585-590 (1996); W. P. Noble et al., “The Evolution of IBM CMOS DRAM Technology,” IBM J. Research and Development, 39-1/2, 167-188 (1995)). Three transistor, 3-T, planar gain cells, originally used in DRAM's, were abandoned as higher densities were required. This is because three transistor planar gain cells generally require a minimum cell area of twenty-four square photolithographic features (24 F²) and can in some case require an area as large as forty-eight square photolithographic features (48 F²).

Some “embedded” DRAM memories currently use 3-T gain cells. (See generally, M. Mukai et al., “Proposal of a Logic Compatible Merged-Type Gain Cell for High Density Embedded.,” IEEE Trans. on Electron Devices, 46-6, 1201-1206 (1999)). These “embedded” 3-T gain cells are more compatible with a standard CMOS logic process than DRAM memory cells which use either stacked capacitors or trench capacitors. That is, stacked capacitors require special processes not available in a CMOS logic process. Trench capacitors are possible in a CMOS logic process, but three additional masking steps are required. (See generally, H. Takato et al., “Process Integration Trends for Embedded DRAM,” Proceedings of ULSI Process Integration, Electrochemical Society Proceedings, 99-18 , 107-19 (1999)). As a result 3-T DRAM gain cells are the easiest technique to use to incorporate embedded memory into microprocessors. These 3-T gain cells however are planar and they use conventional planar CMOS devices which again requires a cell area which is large. For reference, DRAM cell areas for either stacked capacitor or trench capacitor cells are typically 6 F² or 8 F².

It is becoming more and more difficult to fabricate stacked capacitor cells with the required DRAM cell capacitance of around 30 fF. Very high aspect ratio capacitors are required with height to diameter ratios of the order ten and consideration is being given to employing high-K dielectrics. Various gain cells have been proposed from time to time. (See generally, L. Forbes, “Single Transistor Vertical Memory (DRAM) Gain Cell,” U.S. application Ser. No. 10/231,397; L. Forbes, “Merged MOS-Bipolar-Capacitor Memory (DRAM) Gain Cell,” U.S. application Ser. No. 10/230,929; L. Forbes, “Vertical Gain Cell,” U.S. application Ser. No. 10/379,478; L. Forbes, “Embedded DRAM Gain Memory Cell,” U.S. application Ser. No. 10/309,873; T. Ohsawa et al., “Memory Design Using One Transistor Gain Cell on SOI,” IEEE Int. Solid State Circuits Conference, San Francisco, 152-153 (2002); S. Okhonin, M. Nagoga, J. M. Sallese, P. Fazan, “A SOI Capacitor-less IT-DRAM Cell,” Late News 2001 IEEE Intl. SOI Conference, Durango, Colo., 153-154; L. Forbes, “Merged Transistor Gain Cell for Low Voltage DRAM (Dynamic Random Access) Memories,” U.S. Pat. No. 5,732,014 , 24 Mar. 1998, continuation granted as 5,897,351, 27 Apr. 1999; Sunouchi et al., “A Self-Amplifying (SEA) Cell for Future High Density DRAMs,” Ext. Abstracts of IEEE Int. Electron Device Meeting, 465-468 (1991); M. Terauchi et al., “A Surrounding Gate Transistor (SGT) Gain Cell for Ultra High Density DRAMS,” VLSI Tech. Symposium, 21-22 (1993); S. Shukuri et al., “Super-Low-Voltage Operation of a Semi-Static Complementary Gain RAM Memory Cell,” VLSI Tech. Symposium, 23-24 (1993); S. Shukuri et al., “Super-Low-Voltage Operation of a Semi-Static Complementary Gain DRAM Memory Cell,” Ext. Abs. of IEEE Int. Electron Device Meeting, 1006-1009 (1992); S. Shukuri et al., “A Semi-Static Complementary Gain Cell Technology for Sub-1 V Supply DRAM's,” IEEE Trans. on Electron Devices, 41, 926-931 (1994); H. Wann and C. Hu, “A Capacitorless DRAM Cell on SOI Substrate,” IEEE Int. Electron Devices Meeting, 635-638 (1993); W. Kim et al., “An Experimental High-Density DRAM Cell with a Built-in Gain Stage,” IEEE J. of Solid-State Circuits, 29, 978-981 (1994); W. H. Krautschneider et al., “Planar Gain Cell for Low Voltage Operation and Gigabit Memories,” Proc. VLSI Technology Symposium, 139-140 (1995); D. M. Kenney, “Charge Amplifying Trench Memory Cell,” U.S. Pat. No. 4,970,689, 13 Nov. 1990; M. Itoh, “Semiconductor Memory Element and Method of Fabricating the Same,” U.S. Pat. No. 5,220,530, 15 Jun. 1993; W. H. Krautschneider et al., “Process for the Manufacture of a High Density Cell Array of Gain Memory Cells,” U.S. Pat. No. 5,308,783, 3 May 1994; C. Hu et al., “Capacitorless DRAM Device on Silicon on Insulator Substrate,” U.S. Pat. No. 5,448,513, 5 Sep. 1995; S. K. Banerjee, “Method of Making a Trench DRAM Cell with Dynamic Gain,” U.S. Pat. No. 5,066,607, 19 Nov. 1991; S. K. Banerjee, “Trench DRAM Cell with Dynamic Gain,” U.S. Pat. No. 4,999,811, 12 Mar. 1991; Lim et al., “Two Transistor DRAM Cell,” U.S. Pat. No. 5,122,986, 16 Jun. 1992; Blalock et al., “An Experimental 2T Cell RAM with 7 ns Access at Low Temperature,” Proc. VLSI Technology Symposium, 13-14 (1990)).

What is required is a small area gain cell, typically 6 F² or 8 F², which has the same cell area and density as current DRAM's but one which does not require the high stacked capacitor or deep trench capacitor.

SUMMARY OF THE INVENTION

The above mentioned problems with conventional memories and other problems are addressed by the present invention and will be understood by reading and studying the following specification. A high density vertical three transistor gain cell is realized for DRAM operation.

In one embodiment of the present invention, a high density vertical three transistor memory cell is provided. The high density vertical three transistor memory cell is formed in a vertical pillar. The vertical pillar includes a first vertical transfer device having a source region, a drain region, and a body region therebetween on a first side of the vertical pillar. The vertical pillar also includes a second vertical transfer device having a source region, a drain region, and a body region therebetween on a second side of the vertical pillar. A write data wordline opposes the first vertical transfer device. A read data wordline opposes the second vertical transfer device. A storage capacitor is coupled to the drain region of the first vertical transfer device. The storage capacitor further serves as a gate for a third transistor.

These and other embodiments, aspects, advantages, and features of the present invention will be set forth in part in the description which follows, and in part will become apparent to those skilled in the art by reference to the following description of the invention and referenced drawings or by practice of the invention. The aspects, advantages, and features of the invention are realized and attained by means of the instrumentalities, procedures, and combinations particularly pointed out in the appended claims.

BRIEF DESCRIPTION OF THE DRAWING

FIG. 1 is a circuit diagram illustrating conventional dynamic random access memory (DRAM) cells.

FIG. 2 is a block diagram illustrating a DRAM device.

FIG. 3 illustrates a cross sectional embodiment for a high density vertical three transistor, 3-T, gain cell according to the teachings of the present invention.

FIG. 4 is a schematic illustration for an embodiment of a high density vertical three transistor gain cell according to the teachings of the present invention.

FIGS. 5A-5D illustrate a fabrication embodiment for the high density vertical three transistor gain cell according to the teachings of the present invention

FIG. 6 is a block diagram illustrating an embodiment of an electronic system utilizing the high density vertical three transistor gain cells of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

In the following detailed description of the invention, reference is made to the accompanying drawings which form a part hereof, and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. The embodiments are intended to describe aspects of the invention in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and changes may be made without departing from the scope of the present invention. In the following description, the terms wafer and substrate are interchangeably used to refer generally to any structure on which integrated circuits are formed, and also to such structures during various stages of integrated circuit fabrication. Both terms include doped and undoped semiconductors, epitaxial layers of a semiconductor on a supporting semiconductor or insulating material, combinations of such layers, as well as other such structures that are known in the art.

The term “horizontal” as used in this application is defined as a plane parallel to the conventional plane or surface of a wafer or substrate, regardless of the orientation of the wafer or substrate. The term “vertical” refers to a direction perpendicular to the horizontal as defined above. Prepositions, such as “on” , “side” (as in “sidewall”), “higher”, “lower”, “over” and “under” are defined with respect to the conventional plane or surface being on the top surface of the wafer or substrate, regardless of the orientation of the wafer or substrate. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims, along with the full scope of equivalents to which such claims are entitled.

FIG. 3 illustrates a cross sectional embodiment for a high density vertical three transistor, 3-T, gain cell 300 according to the teachings of the present invention. The three transistor gain cell 300 of the present invention has a cell area of approximately six square photolithographic features (6 F²) and is realized for dynamic random access memory (DRAM) operation. That is, the gain cell 300 is suited for use as a dynamic random access memory (DRAM) cell 300.

As shown in the embodiment of FIG. 3, the three transistor gain cell 300 is formed in a vertical pillar. The vertical pillar of the cell 300 includes a first vertical transfer device, or first transfer transistor 301 having a source region 303, a drain region 305, and a body region 307 therebetween on a first side of the vertical pillar. And, the vertical pillar of the cell 300 includes a second vertical transfer device, or second transfer transistor 309 having a source region 311, a drain region 313, and a body region 315 therebetween on a second side of the vertical pillar.

As shown in the embodiment of FIG. 3, a write data wordline 317 opposes the first transfer transistor 301. As one of ordinary skill in the art will appreciate upon reading this disclosure, the write data wordline 317 is separated from the body region 307 of the first transfer transistor by a suitable dielectric material. A read data wordline 321 opposes the second transfer transistor 309, and is likewise separated therefrom by a suitable dielectric.

As shown in the embodiment of FIG. 3, a storage capacitor 323 is coupled to the drain region 305 of the first transfer transistor 301. The storage capacitor 323 includes a first plate 325 and a second plate 327. The first plate 325 is coupled to the drain region 305 of the first transfer transistor 301. According to the teachings of the present invention, the storage capacitor 323 further serves as a gate for a third transistor 331 of the cell 300. In particular, a portion 329 of the first plate 325 of the storage capacitor 323 serves as a gate 329 for a third transistor 331 of the cell 300. The third transistor 331 includes a source region 333, a drain region 335, and a body region 337 therebetween on the second side of the vertical pillar. According to the teachings of the present invention, the third transistor 331 serves as a gain transistor 331. The source region 333 of the third transistor 331 is coupled to a ground potential 335. In the embodiment of FIG. 3, the connection to a ground potential includes a polysilicon layer 337 coupled to the source region 333 and a Tungsten layer 339 coupled to the polysilicon layer 337. In the embodiment of FIG. 3 it is noted that the drain region 335 for the third transistor 331 integrally serves as the source region 311 for the second transfer transistor 309 on the second side of the pillar.

As shown in FIG. 3, the cell 300 further includes a shared data bit line 341. In the embodiment shown in FIG. 3, the shared data bit line 341 integrally forms the source region 303 for the first transfer transistor 301 and integrally serves as the drain 313 for the second transfer transistor 309.

As shown in the embodiment of FIG. 3, the body region 307 of the first transfer transistor 301 includes a doped region 343 formed therein. According to the teachings of the invention, the doped region 343 is of like conductivity as the source and the drain region, 303 and 305, of the first transfer transistor 301. The inclusion of the doped region 343 facilitates an ease of fabrication since the pillar of the cell 300 can be formed in a symmetrical fashion. The first transfer transistor 301 of the vertical three transistor gain cell 300 is driven by the write data wordline 317 to establish a conductive channel between the source 303 and the drain region 305. As one of ordinary skill in the art will appreciate upon reading this disclosure, the presence of the doped region 343 does not hinder the formation of a conductive channel between the source and drain regions, 303 and 305, since the doped region 343 is of like conductivity as the source and the drain region, 303 and 305.

In the embodiment shown in FIG. 3, the three transistor gain cell 300 includes a vertical pillar formed of a p-type conductivity semiconductor material. As illustrated in FIG. 3, the p-type conductivity semiconductor material of the vertical pillar serves as the body region material for the first vertical transfer device 301, the second vertical transfer device 309, and the third transistor 331. In this embodiment, the source and the drain regions of the first vertical transfer device 301, the second vertical transfer device 309, and the third transistor 331 are formed of an n-type conductivity material. The invention, however, is not so limited. And, one of ordinary skill in the art will understand upon reading this disclosure that the respective conductivity types can be reversed, or interchanged.

FIG. 4 is a schematic illustration for an embodiment of a high density vertical three transistor gain cell according to the teachings of the present invention. That is, FIG. 4 illustrates a first transistor 401 having a source region 403 and a drain region 405. The drain region 405 is coupled to a first plate 425 of a storage capacitor 423. In the embodiment of FIG. 4, a second plate 427 of the storage capacitor is coupled to a ground potential.

As shown in FIG. 4, a gate of the first transistor 401 is coupled to a write data wordline 417. A second transistor 409 includes a source region 411 and a drain region 413. Both the source region 403 for the first transistor 401 and the drain region 313 for the second transistor 409 are coupled to a shared data bit line 441. A gate for the second transistor 409 is coupled to a read data wordline.

The schematic embodiment of FIG. 4 further illustrates that the first plate 425 of the storage capacitor 423 integrally serves as a gate 429 to a third transistor 431. The third transistor includes a source region 433 coupled to a ground potential 436 and a drain region 435 coupled to the source region 411 of the second transistor.

Methods of Fabrication

The inventors have previously disclosed a variety of vertical devices and applications employing transistors along the sides of rows or fins etched into bulk silicon or silicon on insulator wafers for devices in array type applications in memories. (See generally, U.S. Pat. Nos. 6,072,209; 6,150,687; 5,936,274 and 6,143,636; 5,973,356 and 6,238,976; 5,991,225 and 6,153,468; 6,124,729; 6,097,065). The present invention uses similar techniques to fabricate the high density vertical three transistor gain cell described herein. Each of the above reference U.S. patents is incorporated in full herein by reference.

FIG. 5A outlines one embodiment of a fabrication technique for the embodiment illustrated in FIG. 3. In FIG. 5A, a p-type substrate 501 has been processed to include layers thereon of an n+ conductivity type 503 and a p conductivity type 504, and to include a polysilicon layer of n+ conductivity type 505. In the embodiment of FIG. 5A, the wafer, or substrate, 501 is first covered with the doped epitaxial layers, 503 and 504, and with the doped polysilicon layer 505. The polysilicon and epitaxial layers are patterned leaving gaps of one critical dimension of minimum feature size, F. Oxide and silicon nitride layers are deposited (not shown) to function as an etch mask for the anisotropic or directional silicon etch which will follow. This nitride mask and underlying oxide are patterned and trenches 509, and 513 shown in FIG. 5B, are etched as shown in both directions, e.g. direction x which is parallel to the plane and direction y running in to the plane of the page in FIG. 5A, leaving blocks of silicon, e.g. 507-1, 507-2, and 507-3, having layers of n and p type conductivity material. Trenches 509 are viewable in the cross sectional representation in the x-direction in FIG. 5A. Both trenches 509 in the x-direction and trenches 513 in the y-direction are viewable in the perspective view of FIG. 5B. Any number of such blocks can be formed on the wafer.

As shown in the embodiment of FIG. 5A, the masking in one direction for the silicon nitride etch is offset by one half a minimum feature size (½ F) from the notches in the underlying doped polysilicon layer 505. This leaves two doped polysilicon blocks along the edges of the silicon pillars, e.g. see 505 at the top of pillar 507-2, with less than minimum feature sizes. Two masking steps are used and one set of trenches, e.g. trench 513 formed parallel to the x-direction and shown in FIG. 5B, is made deeper than the other, e.g. trenches 509, in order to provide separation and isolation of the write data bit lines formed from n+ doped layer 503. The structure is now as appears in FIG. 5A.

FIG. 5B illustrates the fabrication embodiment after the next sequence of processing steps. In FIG. 5B, both trenches, 509 and 513, are filled with oxide 515 and the whole structure planarized by CMP. The oxide in one trench 509 is recessed below the top of the silicon pillar and the trench 509 is filled with heavily doped polysilicon 517. The resulting structure is planarized by CMP. The heavily doped polysilicon 517 in this trench 509 is recessed to a level below the top of the planar structure. The resulting structure is heat treated to dope the central portion of the silicon pillars 519 and dope the top regions of the pillars as shown at 521. The resulting structure appears in FIG. 5B.

FIG. 5C illustrates the fabrication embodiment after the next sequence of processing steps. In FIG. 5C, the heavily doped polysilicon 517 is removed from trench 509. The underlying oxide 515 is removed and a gate oxidation 523 performed. Polysilicon is again deposited in the trench 509, planarized, and then recessed below the top of the pillar up to the edge of the previously formed diffused and doped regions 519. This polysilicon is directionally etched to leave polysilicon only on the sidewalls forming the gate and read data word lines 525 in this trench 509. Oxide is deposited, planarized and recessed below the top of the pillar. Polysilicon is again deposited in the trench 509 and planarized. This polysilicon is directionally etched to leave second gates 527 only on the sidewalls and separated from the previously formed read data word lines 525. The resulting structure appears in FIG. 5C.

FIG. 5D illustrates the fabrication embodiment after the next sequence of processing steps. In FIG. 5D, The trenches 509 are filled with oxide and the structure planarized by CMP. The structure is masked and oxide and polysilicon, e.g. gates 527 and 525 where appropriate in region 529, is then removed from one side the trenches 509 for the formation of write data word lines. A gate oxidation 531 is performed and this side of the trenches 529 is filled with polysilicon 533 and planarized to form the gates and write data word lines 533. The resulting structure appears in FIG. 5D.

The remaining structure to fabricate the high density vertical three transistor gain cell as shown in FIG. 3 can be realized by conventional techniques. The stacked capacitors on top can be realized using conventional technology and metallurgy employed in current DRAMs.

The cell can provide a very high gain and amplification of the stored charge on the gate of the NMOS gain transistor, e.g. transistor 331 in FIG. 3. A small change in the charge stored on the gate will result in a large difference in the number of electrons conducted between the drain and source of this NMOS transistor during the read data operation. This amplification allows the small storage capacitance connected to the gain transistor gate to be used instead of a large stacked capacitor storage capacitance. The resulting cell has a very high density with a cell area of 6 F², where F is the minimum feature size, and whose vertical extent is far less than the total height of a stacked capacitor or trench capacitor cell and access transistor.

While the description here has been given for a p-type substrate an alternative embodiment would work equally well with n-type or silicon-on-insulator substrates. In that case the transistors would be PMOS transistors with an n-type body.

System Level

FIG. 6 is a block diagram of a processor-based system 600 utilizing high density vertical three transistor gain cells constructed in accordance with the present invention. That is, the system 600 utilizes the memory cell illustrated in FIGS. 3-5D. The processor-based system 600 may be a computer system, a process control system or any other system employing a processor and associated memory. The system 600 includes a central processing unit (CPU) 602, e.g., a microprocessor, that communicates with the RAM 612 and an I/O device 608 over a bus 620. It must be noted that the bus 620 may be a series of buses and bridges commonly used in a processor-based system, but for convenience purposes only, the bus 620 has been illustrated as a single bus. A second I/O device 610 is illustrated, but is not necessary to practice the invention. The processor-based system 600 also includes read-only memory (ROM) 614 and may include peripheral devices such as a floppy disk drive 604 and a compact disk (CD) ROM drive 606 that also communicates with the CPU 602 over the bus 620 as is well known in the art.

It will be appreciated by those skilled in the art that additional circuitry and control signals can be provided, and that the processor-based system 600 has been simplified to help focus on the invention.

It will be understood that the embodiment shown in FIG. 6 illustrates an embodiment for electronic system circuitry in which the novel high density vertical three transistor gain cells of the present invention are used. The illustration of system 601, as shown in FIG. 6, is intended to provide a general understanding of one application for the structure and circuitry of the present invention, and is not intended to serve as a complete description of all the elements and features of an electronic system using the novel memory cell structures. Further, the invention is equally applicable to any size and type of system 600 using the novel memory cells of the present invention and is not intended to be limited to that described above. As one of ordinary skill in the art will understand, such an electronic system can be fabricated in single-package processing units, or even on a single semiconductor chip, in order to reduce the communication time between the processor and the memory device.

Applications containing the novel high density vertical three transistor gain cell of the present invention as described in this disclosure include electronic systems for use in memory modules, device drivers, power modules, communication modems, processor modules, and application-specific modules, and may include multilayer, multichip modules. Such circuitry can further be a subcomponent of a variety of electronic systems, such as a clock, a television, a cell phone, a personal computer, an automobile, an industrial control system, an aircraft, and others.

Conclusion

A high density vertical 3-transistor, 3-T, gain cell is realized for DRAM operation. Two vertical transfer devices and, one on either side of the cell, serve to connect the cell to a shared data/bit line. Two separate word lines are connected to two transfer device gates to either write data or read data. Because the cell has gain, only a smaller storage capacitor is required at the top of the cell rather than a very high stacked capacitor. Gain or charge amplification is provided by a transistor having a gate connected to the storage capacitor.

It is to be understood that the above description is intended to be illustrative, and not restrictive. Many other embodiments will be apparent to those of skill in the art upon reviewing the above description. The scope of the invention should, therefore, be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled. 

1. A memory cell, comprising: a vertical semiconductor pillar having; at least two diffused regions having an opposite doping type of the semiconductor pillar on a first side of the pillar, and a first gate electrode extending over at least a portion of each of the diffused regions disposed proximate to the semiconductor pillar; at least three diffused regions having an opposite doping type of the semiconductor pillar on a second side of the pillar, a second gate electrode extending over at least a portion of each of a lower group of the at least three diffused regions, a third gate electrode extending over at least a portion of each of an upper group of the at least three diffused regions, the second and third gate electrodes disposed proximate to the semiconductor pillar; the third gate electrode extending to form a lower plate of a capacitor.
 2. The memory cell of claim 1, further comprising the third gate electrode extending to contact an upper one of the at least two diffused regions on the first side of the pillar.
 3. The memory cell of claim 1, further comprising the first, second and third gate electrodes are each separated from the pillar by at least one gate dielectric.
 4. The memory cell of claim 1, further comprising the third gate electrode extending to form the lower plate of a capacitor on a region between the first and second sides of the semiconductor pillar.
 5. The memory cell of claim 1, wherein a dimension of the pillar is two critical dimension features F in extent, and an area of the memory cell is 6 F².
 6. A three transistor memory cell, comprising: a vertical semiconductor pillar having a first conductivity type in electrical contact with a second semiconductor having a second conductivity type; a first diffused region having the second conductivity type disposed near a top portion of a first side of the pillar, and a first gate electrode extending over at least a portion of the first diffused region and the second semiconductor, disposed proximate to the semiconductor pillar; a second diffused region having the second conductivity type disposed near a middle portion of a second side of the pillar, a third diffused region having the second conductivity type disposed near a top portion of the second side of the pillar, a second gate electrode extending over at least a portion of the second diffused region and the second semiconductor, a third gate electrode extending over at least a portion of the second and third diffused regions, the second and third gate electrodes disposed proximate to the semiconductor pillar; the third gate electrode extending to form a lower plate of a capacitor.
 7. The three transistor memory cell of claim 6, further comprising the third gate electrode extending to contact the first diffused regions on the first side of the pillar.
 8. The three transistor memory cell of claim 6, further comprising the first, second and third gate electrodes are each separated from the pillar by a dielectric.
 9. The three transistor memory cell of claim 6, further comprising the third gate electrode extending to form the lower plate of a capacitor on a region between the first and second sides of the semiconductor pillar.
 10. The three transistor memory cell of claim 6, wherein a dimension of the pillar is two critical dimension features F in extent, and an area of the memory cell is 6 F².
 11. A memory array, comprising: at least three transistors formed on side walls of each one of a plurality of vertical pillars formed by; forming a second semiconductor layer having a second conductivity type and a second doping level on a top surface of a semiconductor substrate having a first conductivity type and a first doping level, and forming a third semiconductor layer deposited on the second semiconductor layer and having the first conductivity type and a third doping level; forming at least two parallel trenches extending in a first direction having a first width, a first spacing and a first depth, and at least two parallel trenches extending in a second direction perpendicular to the first direction having a second width, a second spacing and a second depth; a gate of at least one of the three transistors formed on each one of the plurality of vertical pillars extending to a capacitor formed above a top surface of the third semiconductor layer of each pillar.
 12. The memory array of claim 11, further comprising forming the first depth to be at least as great as a thickness of the third semiconductor layer deposited on the second semiconductor layer.
 13. The memory array of claim 11, further comprising the forming second depth to be at least as great as a thickness of the third semiconductor layer and the second semiconductor layer.
 14. The memory array of claim 13, further comprising at least one transistor formed on a first surface of the parallel trenches extending in the first direction, and at least two transistors formed on a second surface of the parallel trenches extending in the first direction.
 15. The memory array of claim 14, wherein further the second surface is opposite the first surface of the parallel trenches extending in the first direction.
 16. The memory array of claim 14, further comprising means for a transistor gate capacitance of least one of the transistors on the second surface of the parallel trenches extending in the first direction to enable a memory read operation without a stacked storage capacitor.
 17. An array of transistor cells, comprising: a semiconductor substrate having a first conductivity type and a first doping level; a second semiconductor layer deposited on a top surface of the semiconductor substrate and having a second conductivity type and a second doping level; a third semiconductor layer deposited on the second semiconductor layer and having the first conductivity type and a third doping level; a first plurality of parallel trenches extending in a first direction having a first width and a first spacing, cut through the third semiconductor layer and at least a predetermined distance into the second semiconductor layer; a second plurality of parallel trenches extending in a second direction different from the first direction, having a second width and a second spacing, cut through the third semiconductor layer and through the second semiconductor layer and at least a second predetermined distance into the first semiconductor layer; a first plurality of vertical transistors disposed on a first surface of the first plurality of parallel trenches, and having a transistor length extending between a position near a top surface of the third semiconductor layer and a position near a top surface of the second semiconductor layer, and having a transistor width extending between intersections of the first surface with the second plurality of trenches; a second plurality of vertical transistors disposed on a second surface of the first plurality of parallel trenches, and having a transistor length extending between a position near a diffused region having a conductivity type opposite that of the third semiconductor layer located near a middle of the third semiconductor layer and a position near a top surface of the second semiconductor layer, and having a transistor width extending between intersections of the first surface with the second plurality of trenches; a third plurality of vertical transistors disposed on the second surface of the first plurality of parallel trenches, and having a transistor length extending between a position near a top surface of the third semiconductor layer and a position near the diffused region having a conductivity type opposite that of the third semiconductor layer located near a middle of the third semiconductor layer, and having a transistor width extending between intersections of the first surface with the second plurality of trenches; a first plurality of transistor gates opposite the first plurality of transistors and extending from a diffused region having a conductivity type opposite that of the third semiconductor layer located near the top of the third semiconductor layer and a diffused region having a conductivity type opposite that of the third semiconductor layer located near the bottom of the third semiconductor layer; a second plurality of transistor gates opposite the second plurality of transistors and extending from a diffused region having a conductivity type opposite that of the third semiconductor layer located near the middle of the third semiconductor layer and a diffused region having a conductivity type opposite that of the third semiconductor layer located near the bottom of the third semiconductor layer; and a third plurality of transistor gates opposite the third plurality of transistors and extending from a diffused region having a conductivity type opposite that of the third semiconductor layer located near the top of the third semiconductor layer and a diffused region having a conductivity type opposite that of the third semiconductor layer located near the middle of the third semiconductor layer, the third plurality of transistor gates extending to form a plurality of capacitors above the top surface of the third semiconductor layer.
 18. The array of transistor cells of claim 17, further comprising the first direction being parallel to the top surface of the substrate.
 19. The array of transistor cells of claim 17, further comprising the second direction being perpendicular to the first direction.
 20. The array of transistor cells of claim 17, further comprising the first width of the first plurality of parallel trenches being equal to one critical dimension size F, and an area of the transistor cell is 6 F².
 21. The array of transistor cells of claim 17, further comprising each of the third plurality of transistor gates extending to contact a drain region of an associated one of the first plurality of transistors.
 22. The array of transistor cells of claim 17, further comprising means for allowing a storage capacitance associated with the third plurality of transistors to enable a memory read operation.
 23. An electronic system, comprising: a processor; and a memory operably coupled to the processor, wherein the memory includes a memory array having; at least three transistors formed on side walls of each one of a plurality of vertical pillars formed by; forming a second semiconductor layer having a second conductivity type and a second doping level on a top surface of a semiconductor substrate having a first conductivity type and a first doping level, and forming a third semiconductor layer deposited on the second semiconductor layer and having the first conductivity type and a third doping level; forming at least two parallel trenches extending in a first direction having a first width, a first spacing and a first depth, and at least two parallel trenches extending in a second direction perpendicular to the first direction having a second width, a second spacing and a second depth; and at least one of the three transistors formed on the side walls of each one of the plurality of vertical pillars having a gate electrode that extends to a top region of the vertical pillar to form a capacitor.
 24. The electronic system of claim 23, further comprising forming the first depth to be at least as great as a thickness of the third semiconductor layer deposited on the second semiconductor layer.
 25. The electronic system of claim 23, further comprising the forming second depth to be at least as great as a thickness of the third semiconductor layer and the second semiconductor layer.
 26. The electronic system of claim 25, further comprising at least one transistor formed on a first surface of the parallel trenches extending in the first direction, and at least two transistors formed on a second surface of the parallel trenches extending in the first direction.
 27. The electronic system of claim 26, wherein further the second surface is opposite the first surface of the parallel trenches extending in the first direction.
 28. The electronic system of claim 27, further comprising means for a transistor gate capacitance of least one of the transistors on the second surface of the parallel trenches extending in the first direction to enable a memory read operation without a stacked storage capacitor.
 29. The electronic system of claim 23, wherein a width of each one of the trenches running in the first and second direction is equal to a minimum feature F, each one of the vertical pillars is equal to twice a minimum feature size, and the area occupied by the vertical pillar and the at least three transistors is 6 F².
 30. A method of forming vertical transistors, comprising: forming a second semiconductor layer having a second conductivity type and a second doping level on a top surface of a semiconductor substrate having a first conductivity type and a first doping level; forming a third semiconductor layer deposited on the second semiconductor layer and having the first conductivity type and a third doping level; forming at least two parallel trenches extending in a first direction having a first width, a first spacing and a first depth, and at least two parallel trenches extending in a second direction perpendicular to the first direction having a second width, a second spacing and a second depth; forming a first transistor on a first surface of the parallel trenches extending in the first direction, and having a transistor length extending between a diffused region having a conductivity type opposite that of the third semiconductor layer formed near a top surface of the third semiconductor layer and a region having a conductivity type opposite that of the third semiconductor layer formed near a top surface of the second semiconductor layer; forming a second transistor on a second surface of the parallel trenches and having a transistor length extending between a diffused region having a conductivity type opposite that of the third semiconductor layer formed near a middle of the third semiconductor layer and a region having a conductivity type opposite that of the third semiconductor layer formed near a top surface of the second semiconductor layer; forming a third transistor on the second surface of the parallel trenches and having a transistor length extending between a diffused region having a conductivity type opposite that of the third semiconductor layer formed near the top surface of the third semiconductor layer and the diffused region having a conductivity type opposite that of the third semiconductor layer formed near a middle of the third semiconductor layer; and a gate electrode of the third transistor extending to a region proximate to the top surface of the third semiconductor layer to form a capacitor.
 31. The method of forming vertical transistors of claim 30, further comprising forming the first depth to be at least as great as a thickness of the third semiconductor layer deposited on the second semiconductor layer.
 32. The method of forming vertical transistors of claim 30, further comprising forming the second depth to be at least as great as a thickness of the third semiconductor layer deposited on the second semiconductor layer and the thickness of the second semiconductor layer.
 33. The method of forming vertical transistors of claim 30, further comprising a width of each one of the trenches running in the first and second direction is equal to a minimum feature size F, and the area occupied by the three transistors and the capacitor is 6 F². 